



➤ General Description

This PAN62TJ14J Dual N-Channel enhancement mode power field effect transistor is the high density trench technology and this advanced technology can provide excellent Rds(On) performance and efficiency for power switching and load switching application., this device also comply with the RoHS and Green Product requirement with full function reliability approved.

➤ Feature

- Super Low Gate Charge
- 100% EAS Guaranteed
- Green Device Available
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

➤ SOP-8



➤ Application

- Notebook CPU Core-High-Side Switch

➤ Absolute Maximum Ratings

Parameter	Symbol	Rating	Units
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current, $V_{GS} @ 10V^1$	$I_D @ T_A = 25^\circ C$	4.5	A
Continuous Drain Current, $V_{GS} @ 10V^1$	$I_D @ T_A = 70^\circ C$	3.5	A
Pulsed Drain Current ²	I_{DM}	18	A
Single Pulse Avalanche Energy ³	EAS	22	mJ
Avalanche Current	I_{AS}	21	A
Total Power Dissipation ⁴	$P_D @ T_A = 25^\circ C$	1.5	W
Storage Temperature Range	T_{STG}	-55 to 150	°C
Operating Junction Temperature Range	T_J	-55 to 150	°C
Thermal Resistance Junction-ambient ¹	$R_{\theta JA}$	85	°C/W
Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	25	°C/W

➤ **Electrical Characteristics (T_J=25°C Unless otherwise noted)**

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V , I _D =250uA	60	---	---	V
BVDSS Temperature Coefficient	△BV _{DSS} /△T _J	Reference to 25°C , I _D =1mA	---	0.044	---	V/°C
Static Drain-Source On-Resistance ²	R _{DS(ON)}	V _{GS} =10V , I _D =4A	---	---	40	mΩ
		V _{GS} =4.5V , I _D =3A	---	---	50	
Gate Threshold Voltage	V _{GS(th)}	V _{GS} =V _{DS} , I _D =250uA	1.0	---	2.5	V
V _{GS(th)} Temperature Coefficient	△V _{GS(th)}		---	-4.8	---	mV/°C
Drain-Source Leakage Current	I _{DSS}	V _{DS} =48V , V _{GS} =0V , T _J =25°C	---	---	1	uA
		V _{DS} =48V , V _{GS} =0V , T _J =55°C	---	---	5	
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±20V , V _{DS} =0V	---	---	±100	nA
Forward Transconductance	g _{fs}	V _{DS} =5V , I _D =4A	---	28.3	---	S
Gate Resistance	R _g	V _{DS} =0V , V _{GS} =0V , f=1MHz	---	2.5	---	Ω
Total Gate Charge (4.5V)	Q _g	V _{DS} =48V , V _{GS} =10V , I _D =4A	---	19	---	nC
Gate-Source Charge	Q _{gs}		---	2.6	---	
Gate-Drain Charge	Q _{gd}		---	4.1	---	
Turn-On Delay Time	T _{d(on)}	V _{DD} =30V , V _{GS} =10V , R _G =3.3Ω I _D =4A	---	3	---	ns
Rise Time	T _r		---	34	---	
Turn-Off Delay Time	T _{d(off)}		---	23	---	
Fall Time	T _f		---	6	---	
Input Capacitance	C _{iss}	V _{DS} =15V , V _{GS} =0V , f=1MHz	---	1027	---	pF
Output Capacitance	C _{oss}		---	65	---	
Reverse Transfer Capacitance	C _{rss}		---	46	---	

➤ **Diode Characteristics**

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Continuous Source Current ^{1,5}	I _s	V _G =V _D =0V , Force Current	---	---	4.5	A
Pulsed Source Current ^{2,5}	I _{SM}		---	---	18	A
Diode Forward Voltage ²	V _{SD}	V _{GS} =0V , I _s =1A , T _J =25°C	---	---	1.2	V
Reverse Recovery Time	t _{rr}	I _F =4A , dI/dt=100A/μs , T _J =25°C	---	12.1	---	nS
Reverse Recovery Charge	Q _{rr}		---	6.7	---	nC

Note :

- 1.Pulse width limited by maximum junction temperature.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The EAS data shows Max. rating . The test condition is V_{DD}=25V,V_{GS}=10V,L=0.1mH,I_{AS}=21A
- 4.Ensure that the channel temperature does not exceed 150°C.
- 5.The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

➤ Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J










Fig.6 Normalized $R_{DS(on)}$ vs. T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform

➤ Recommand IR Reflow Soldering Thermal Profile




Profile Feature	Pb-Free Assembly Profile
Temperature Min. (Tsmin)	150°C
Temperature Max. (Tsmax)	200°C
Time (ts) from (Tsmin to Tsmax)	60-120 seconds
Average Ramp-up Rate (tL to tp)	3°C/second max.
Liquidous Temperature (TL)	217°C
Time (tL) Maintained Above (TL)	60 – 150 seconds
Peak Temperature	260°C +0°C / -5°C
Time (tp) within 5°C of actual Peak Temperature	30 seconds
Ramp-down Rate (TP to TL)	6°C/second max
Time 25°C to Peak Temperature	8 minutes max.

➤ Ordering Information

Part Number	Description	Quantity
PAN62TJ14J	SOP-8 Reel	2500 pcs

➤ **Package Information (SOP-8)**



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.700	5.150	0.185	0.203
B	3.700	4.100	0.146	0.161
C	1.23	1.753	0.048	0.069
D	0.310	0.510	0.012	0.020
F	1.070	1.470	0.042	0.058
H	0.160	0.254	0.006	0.010
I	0.050	0.254	0.002	0.010
J	5.750	6.250	0.226	0.246
M	0.400	1.270	0.016	0.050

DISCLAIMER

- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Paceleader, Paceleader reserve the right to make changes to the information in this document.
- Though Paceleader make effort to improve product quality and reliability, Product can malfunction and fail due to their inherent electrical sensitivity and vulnerability to physical stress, it is the responsibility of the customer, when utilizing Paceleader products, to comply with the standards of safety in making a safe design for entire system and to avoid situation in which a malfunction or failure., In developing a new designs, customer should ensure that the device which shown in this documents are used within specified operating ranges.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by Paceleader for any infringements of patents or other rights of the third parties which may result from its use.