

➤ General Description

This PAN60TD32DA N-Channel enhancement mode power field effect transistor is the high density trench technology and this advanced technology can provide excellent Rds(On) performance and efficiency for power switching and load switching application., this device also comply with the RoHS and Green Product requirement with full function reliability approved.

➤ Feature


- Green Device Available
- Super Low Gate Charge
- 100% EAS Guaranteed
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology
- DFN3.3x3.3-8L package design

➤ DFN3.3x3.3-8L



➤ Application

- DC/DC Primary Side Switch
- Industrial Synchronous
- Rectification Load Switch
- DC/DC Converters



➤ Absolute Maximum Ratings

Parameter	Symbol	Rating	Units
Drain-Source Voltage	V _{DS}	60	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current, V _{GS} @ 10V ₁	I _D @T _c =25°C	50	A
Continuous Drain Current, V _{GS} @ 10V ₁	I _D @T _c =100°C	31	A
Pulsed Drain Current ²	I _{DM}	120	A
Single Pulse Avalanche Energy ³	EAS	80	mJ
Avalanche Current	I _{AS}	40	A
Total Power Dissipation ⁴	P _D @T _c =25°C	41	W
Storage Temperature Range	T _{STG}	-55 to 150	°C
Operating Junction Temperature Range	T _J	-55 to 150	°C
Thermal Resistance Junction-ambient ₁ (t≤10S)	R _{θJA}	35	°C/W
Thermal Resistance Junction-ambient ₁ (Steady State)		55	°C/W
Thermal Resistance Junction-case ₁	R _{θJC}	3	°C/W

➤ **Electrical Characteristics (T_J=25°C Unless otherwise noted)**

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	60	---	---	V
Static Drain-Source On-Resistance ²	R _{DS(ON)}	V _{GS} =10V, I _D =20A	---	7.1	8.5	mΩ
		V _{GS} =4.5V, I _D =15A	---	9.5	12	mΩ
Gate Threshold Voltage	V _{GS(th)}	V _{GS} =V _{DS} , I _D =250μA	1.2	---	2.5	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =48V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =48V, V _{GS} =0V, T _J =55°C	---	---	5	
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
Gate Resistance	R _G	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	1.2	---	Ω
Total Gate Charge (10V)	Q _g	V _{DS} =30V, V _{GS} =10V, I _D =18A	---	57	---	nC
Gate-Source Charge	Q _{gs}		---	8.7	---	
Gate-Drain Charge	Q _{gd}		---	14	---	
Turn-On Delay Time	T _{d(on)}	V _{DD} =30V, V _{GS} =10V, R _G =3.3Ω, I _D =20A	---	16.2	---	ns
Rise Time	T _r		---	41.2	---	
Turn-Off Delay Time	T _{d(off)}		---	56.4	---	
Fall Time	T _f		---	16.2	---	
Input Capacitance	C _{iss}	V _{DS} =30V, V _{GS} =0V, f=1MHz	---	3307	---	pF
Output Capacitance	C _{oss}		---	201	---	
Reverse Transfer Capacitance	C _{rss}		---	151	---	

➤ **Diode Characteristics**

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Continuous Source Current ^{1,5}	I _S	V _G =V _D =0V, Force Current	---	---	50	A
Diode Forward Voltage ²	V _{SD}	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1.2	V
Reverse Recovery Time	t _{rr}	I _F =20A, dI/dt=100A/μs, T _J =25°C	---	22	---	nS
	Q _{rr}		---	72	---	nC

Note :

- 1.Pulse width limited by maximum junction temperature.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The EAS data shows Max. rating . The test condition is V_{DD}=50V,V_{GS}=10V,L=0.1mH,I_{AS}=40A
- 4.Ensure that the channel temperature does not exceed 150°C.
- 5.The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

➤ Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J










Fig.6 Normalized $R_{DS(on)}$ vs. T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform

➤ Recommand IR Reflow Soldering Thermal Profile




Profile Feature	Pb-Free Assembly Profile
Temperature Min. (T _{smin})	150°C
Temperature Max. (T _{smax})	200°C
Time (ts) from (T _{smin} to T _{smax})	60-120 seconds
Average Ramp-up Rate (t _L to t _p)	3°C/second max.
Liquidous Temperature (T _L)	217°C
Time (t _L) Maintained Above (T _L)	60 – 150 seconds
Peak Temperature	260°C +0°C / -5°C
Time (t _p) within 5°C of actual Peak Temperature	30 seconds
Ramp-down Rate (T _p to T _L)	6°C/second max
Time 25°C to Peak Temperature	8 minutes max.

➤ Ordering Information

Part Number	Description	Quantity
PAN60TD32DA	DFN3.3x3.3-8L Reel	3000 pcs

➤ **Package Information (DFN3.3X3.3-8L)**



SYMBOLS	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.70	0.75	0.80	0.028	0.030	0.031
A2	0.00	--	0.05	0.000	--	0.002
B	0.24	0.30	0.35	0.009	0.012	0.014
C	0.10	0.15	0.25	0.004	0.006	0.010
D	3.15	3.30	3.40	0.124	0.130	0.134
E	3.15	3.30	3.40	0.124	0.130	0.134
E2	2.15	2.25	2.35	0.085	0.089	0.093
L	0.35	0.40	0.45	0.014	0.016	0.018
N	2.10	2.25	2.35	0.083	0.089	0.093
e	--	0.65	--	--	0.026	--

DISCLAIMER

- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Paceleader, Paceleader reserve the right to make changes to the information in this document.
- Though Paceleader make effort to improve product quality and reliability, Product can malfunction and fail due to their inherent electrical sensitivity and vulnerability to physical stress, it is the responsibility of the customer, when utilizing Paceleader products, to comply with the standards of safety in making a safe design for entire system and to avoid situation in which a malfunction or failure., In developing a new designs, customer should ensure that the device which shown in this documents are used within specified operating ranges.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by Paceleader for any infringements of patents or other rights of the third parties which may result from its use.