

#### > General Description


This PAN0028C Dual N-Channel enhancement mode power field effect transistor is the high density trench technology and this advanced technology can provide excellent Rds(On) performance and efficiency for power switching and load switching application., this device also comply with the RoHS and Green Product requirement with full function reliability approved.

#### Feature

- Super Low Gate Charge
- ●Green Device Available
- ●Excellent CdV/dt effect decline
- ●ESD Protected
- Advanced high cell density Trench technology
- ●TSOP-6 package design







#### Absolute Maximum Ratings

Parameter	Symbol	Rating	Units
Drain-Source Voltage	V <sub>DS</sub>	100	V
Gate-Source Voltage	$V_{GS}$	±20	V
Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	I <sub>D</sub> @T <sub>A</sub> =25°℃	1.2	Α
Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	I <sub>D</sub> @T <sub>A</sub> =70°ℂ	1	Α
Pulsed Drain Current <sup>2</sup>	I <sub>DM</sub>	5	Α
Total Power Dissipation <sup>3</sup>	P <sub>D</sub> @T <sub>A</sub> =25°C	1	W
Storage Temperature Range	T <sub>STG</sub>	-55 to 150	°C
Operating Junction Temperature Range	TJ	-55 to 150	$^{\circ}\mathbb{C}$
Thermal Resistance Junction-ambient <sup>1</sup>	R <sub>0,JA</sub>	125	°C/W
Thermal Resistance Junction-Case <sup>1</sup>	R <sub>eJC</sub>	80	°C/W



#### Electrical Characteristics (T<sub>J</sub>=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	$V_{GS}$ =0 $V$ , $I_D$ =250 $u$ A	100			V
Static Drain-Source On-Resistance <sup>2</sup>	R <sub>DS(ON)</sub>	$V_{GS}$ =10V , $I_D$ =1A		260	310	
		$V_{GS}$ =4.5 $V$ , $I_D$ =0.5 $A$		270	320	mΩ
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{GS}=V_{DS}$ , $I_D$ =250uA	1.0	1.5	2.5	٧
Drain-Source Leakage Current	I <sub>DSS</sub>	$V_{DS}$ =80V , $V_{GS}$ =0V , $T_{J}$ =25 $^{\circ}$ C			1	uA
Drain-Source Leakage Current	I <sub>DSS</sub>	$V_{DS}$ =80V , $V_{GS}$ =0V , $T_J$ =25 $^{\circ}$ C			5	uA
Gate-Source Leakage Current	I <sub>GSS</sub>	$V_{GS}$ =±20V , $V_{DS}$ =0V			±100	nA
Forward Transconductance	gfs	$V_{DS}$ =5 $V$ , $I_{D}$ =1 $A$		2.4		S
Total Gate Charge (10V)	$Q_g$			9.7		nC
Gate-Source Charge	$Q_{gs}$	$V_{DS}$ =80V , $V_{GS}$ =10V , $I_{D}$ =1A		1.6		
Gate-Drain Charge	$Q_{gd}$			1.7		
Turn-On Delay Time	T <sub>d(on)</sub>			1.6		
Rise Time	Tr	$V_{DD}$ =50V , $V_{GS}$ =10V , $R_{G}$ =3.3 $\Omega$		19		no
Turn-Off Delay Time	T <sub>d(off)</sub>	I <sub>D</sub> =1A		13.6		ns
Fall Time	T <sub>f</sub>			19		
Input Capacitance	C <sub>iss</sub>			508		
Output Capacitance	Coss	$V_{DS}$ =15V , $V_{GS}$ =0V , f=1MHz		29		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			16.4		

#### Diode Characteristics

Parameter	Symbol Conditions		Min.	Тур.	Max.	Unit
Continuous Source Current <sup>1,4</sup>	I <sub>S</sub>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			1.2	Α
Diode Forward Voltage <sup>2</sup>	$V_{SD}$	$V_{GS}$ =0 $V$ , $I_{S}$ =1 $A$ , $T_{J}$ =25 $^{\circ}$ $\mathbb{C}$			1.2	٧

#### Note:

<sup>1.</sup> The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.


<sup>2.</sup>The data tested by pulsed , pulse width  $\,\leq\,300\text{us}$  , duty cycle  $\,\leq\,2\%$ 

<sup>3.</sup> The power dissipation is limited by 150°C junction temperature

<sup>4.</sup> The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.



#### > Typical Characteristics



**Fig.1 Typical Output Characteristics** 




Fig.3 Source Drain Forward Characteristics




Fig.5 Normalized V<sub>GS(th)</sub> vs T<sub>J</sub>




Fig.2 On-Resistance vs G-S Voltage




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized R<sub>DSON</sub> vs T<sub>J</sub>








Fig.7 Capacitance

Fig.8 Safe Operating Area





Fig.9 Normalized Maximum Transient Thermal Impedance









Fig.11 Gate Charge Waveform



### Recommand IR Reflow Soldering Thermal Profile




Profile Feature	Pb-Free Assembly Profile		
Temperature Min. (Tsmin)	150°C		
Temperature Max. (Tsmax)	200°C		
Time (ts) from (Tsmin to Tsmax)	60-120 seconds		
Average Ramp-up Rate (tL to tP)	3°C/second max.		
Liquidous Temperature (TL)	217°C		
Time (tL) Maintained Above (TL)	60 – 150 seconds		
Peak Temperature	260°C +0°C /-5°C		
Time (tP) within 5°C of actual Peak Temperature	30 seconds		
Ramp-down Rate (TP to TL)	6°C/second max		
Time 25°C to Peak Temperature	8 minutes max.		

### Ordering Information

Part Number	Description	Quantity
PAN0028C	TSOP-6 Reel	3000 pcs



### Package Information (TSOP-6)



SYMBOLS	MILLIMETERS			INCHES		
STWIDOLS	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.70		0.9	0.028		0.035
A2	0.00	-	0.10	0.000		0.004
В	2.60	2.80	3.00	0.102	0.110	0.118
С	1.40	1.60	1.80	0.055	0.063	0.071
D	2.70	2.90	3.10	0.106	0.114	0.122
Е	0.30	0.40	0.60	0.012	0.016	0.024
F	0.07	0.127	0.20	0.003	0.005	0.008
b	0.30	0.40	0.50	0.012	0.016	0.020
е		0.95			0.037	
θ	0°	5°	10°	0°	5°	10°





#### DISCLAIMER

- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Paceleader, Paceleader reserve the right to make changes to the information in this document.
- Though Paceleader make effort to improve product quality and reliability, Product can malfunction and fail due to their inherent electrical sensitivity and vulnerability to physical stress, it is the responsibility of the customer, when utilizing Paceleader products, to comply with the standards of safety in making a safe design for entire system and to avoid situation in which a malfunction or failure., In developing a new designs, customer should ensure that the device which shown in this documents are used within specified operating ranges.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by Paceleader for any infringements of patents or other rights of the third parties which may result from its use.